



UNIVERSITY OF MASSACHUSETTS
Dept. of Electrical & Computer Engineering

Digital Computer Arithmetic
ECE 666

Part 5c
Fast Addition - III

Israel Koren

ECE666/Koren Part.5c.1

Copyright 2010 Koren

Hybrid Adders

- ◆ Combination of two or more addition methods
- ◆ **Common approach**: one method for carry - another for sum
- ◆ Two hybrid adders combining variation of a carry-select for sum and modified Manchester for carry
 - * Both divide operands into equal groups - 8 bits each
 - * **First** - uses carry-select for sum for each group of 8 bits separately
 - * **Second** - uses a variant of conditional-sum
- ◆ Group carry-in signal that selects one out of two sets of sum bits not generated in ripple-carry
- ◆ Instead, carries into 8-bit groups generated by a carry-look-ahead tree
- ◆ 64-bit adder - carries are **C8, C16, C24, C32, C40, C48, C56**

ECE666/Koren Part.5c.2


Copyright 2010 Koren

Blocking Factor in Carry Tree


- ◆ Structure of carry-look-ahead tree for generating carries similar to those seen before
- ◆ **Differences** - variations in blocking factor at each level and exact implementation of fundamental carry operator
- ◆ Restricting to a fixed blocking factor - natural choices include **2, 4** or **8**
 - * **2** - largest number of levels in tree, vs.
 - * **8** - complex modules for fundamental carry operator with high delay
- ◆ Factor of **4** - a reasonable compromise
- ◆ A **Manchester** carry propagate/generate module (**MCC**) with a blocking factor of **4**

ECE666/Koren Part. 5c.3

Copyright 2010 Koren



Manchester Carry Module




ECE666/Koren Part.5c.5

Copyright 2010 Koren

MCC - General Case

- ◆ **MCC** accepts 4 pairs of inputs:
- ◆ $(P_{i_1:i_0}, G_{i_1:i_0}), (P_{j_1:j_0}, G_{j_1:j_0}), (P_{k_1:k_0}, G_{k_1:k_0}), (P_{l_1:l_0}, G_{l_1:l_0})$
- ◆ where $i_1 \geq i_0, j_1 \geq j_0, k_1 \geq k_0, l_1 \geq l_0$
- ◆ Produces 3 pairs of outputs:
- ◆ $(P_{j_1:i_0}, G_{j_1:i_0}), (P_{k_1:i_0}, G_{k_1:i_0}), (P_{l_1:i_0}, G_{l_1:i_0})$
- ◆ where $i_1 \geq j_0 - 1, j_1 \geq k_0 - 1, k_1 \geq l_0 - 1$
- ◆ Allows overlap among input subgroups




ECE666/Koren Part

2010 Koren

Carry Tree

- ◆ **First level** - 14 MCCs calculating $(P_3:0, G_3:0), (P_7:4, G_7:4), \dots, (P_{55:52}, G_{55:52})$
 - * only outputs $P_3:0$ and $G_3:0$ are utilized
- ◆ **Second level**: each MCC generates 2 pairs $(P_3:0, G_3:0), (P_1:0, G_1:0)$
- ◆ **Providing**
 - $(P_7:0, G_7:0), (P_{15:0}, G_{15:0}),$
 - $(P_{23:16}, G_{23:16}), (P_{31:16}, G_{31:16}),$
 - $(P_{39:32}, G_{39:32}), (P_{47:32}, G_{47:32}),$
 - $(P_{55:48}, G_{55:48})$
- ◆ Generates C_8 & C_{16} - $G_7:0$ & $G_{15:0}$
- ◆ C_0 is incorporated into $(P_3:0, G_3:0)$




ECE666/Koren Part. 5c.7

Copyright 2010 Koren

Third level - Two MCCs Sufficient


- ◆ One for dashed box generating C_{24}, C_{32} and C_{40}
- ◆ Second MCC for 2 remaining outputs with inputs $55:48, 47:32, 31:16$ and $15:0$ generating C_{48} and C_{56}
- ◆ MCC in dashed box must implement 2 dotted lines from $23:16$ - required for generating $23:0$
- ◆ Above implementation of adder not unique
 - * does not necessarily minimize overall execution time
- ◆ **Alternate implementations**: variable size of carry-select groups and of MCCs at different levels of tree



ECE666/Koren Part. 5c.8

Copyright 2010 Koren

A Schematic Diagram of a 32-bit Hybrid Adder



ECE666/Koren Part.5c.9

Copyright 2010 Koren

Grouping of Bits in a 64-bit Adder


- ◆ 64 bits divided into two sets of 32 bits, each set further divided into 4 groups of 8 bits
- ◆ For every group of 8 bits - 2 sets of conditional sum outputs generated separately
- ◆ Two most significant groups combined into group of size 16
- ◆ Further combined with next group of 8 to form group of 24 bits and so on
 - * principle of conditional-sum addition
 - * However, the way input carries for basic 8-bit groups are generated is different
- ◆ MCC generates P_m , G_m and K_m and C_{out}^0, C_{out}^1 for assumed incoming carries of 0 and 1
- ◆ Conditional carry-out signals control multiplexers

ECE666/Koren Part.5c.10

Copyright 2010 Koren

Dual and Regular Multiplexer

- ◆ Two sets of dual multiplexers (of size 8 and 16)
- ◆ Single regular multiplexer of size 24



ECE666/Koren Part.5c.11

Copyright 2010 Koren

High-Order Half of 64-bit Adder

- ◆ Similar structure but incoming carry C_{32} calculated by separate carry-look-ahead circuit
- ◆ Inputs are conditional carry-out signals generated by 4 MCCs
- ◆ Allows operation of high-order half to overlap operation of low-order half
- ◆ **Summary:** combines variants of 3 different techniques for fast addition: Manchester carry generation, carry-select, conditional-sum
- ◆ Other designs of hybrid adders exist - e.g., groups with unequal number of bits
- ◆ "Optimality" of hybrid adders depends on technology and delay parameters

ECE666/Koren Part.5c.12

Copyright 2010 Koren

Carry-Save Adders (CSAs)

- ◆ 3 or more operands added simultaneously (e.g., in multiplication) using 2-operand adders
- ◆ Time-consuming carry-propagation must be repeated several times: k operands - $k-1$ propagations
- ◆ Techniques for lowering this penalty exist - most commonly used - carry-save addition
- ◆ Carry propagates only in last step - other steps generate partial sum and sequence of carries
- ◆ Basic CSA accepts 3 n -bit operands; generates 2 n -bit results: n -bit partial sum, n -bit carry
- ◆ Second CSA accepts the 2 sequences and another input operand, generates new partial sum and carry
- ◆ CSA reduces number of operands to be added from 3 to 2 without carry propagation

ECE666/Koren Part.5c.13


Copyright 2010 Koren

Implementing Carry Save Adders

- ◆ Simplest implementation - full adder (FA) with 3 inputs x, y, z
- ◆ $x+y+z=2c+s$ (s, c - sum and carry outputs)

$$s = (x + y + z) \bmod 2 \quad \text{and} \quad c = \frac{(x + y + z) - s}{2}$$


- ◆ Outputs - weighted binary representation of number of 1's in inputs
- ◆ FA called a (3,2) counter
- ◆ n -bit CSA: n (3,2) counters in parallel with no carry links



ECE666/Koren Part.5c.14

Copyright 2010 Koren

Carry-Save Adder for four 4-bit Operands




- * Upper 2 levels - 4-bit CSAs
- * 3rd level - 4-bit carry-propagating adder (CPA)
- * Ripple-carry adder - can be replaced by a carry-look-ahead adder or any other fast CPA
- * Partial sum bits and carry bits interconnected to guarantee that only bits having same weight are added by any (3,2) counter

ECE666/Koren Part.5c.15

Copyright 2010 Koren

Adding k Operands




- ◆ (k-2) CSAs + one CPA
- ◆ If CSAs arranged in cascade - time to add k operands is $(k-2)T_{CSA} + T_{CPA}$
- ◆ T_{CPA} ; T_{CSA} - operation time of CPA ; CSA
- ◆ Δ_G ; Δ_{FA} delay of a single gate ; full adder
- ◆ $T_{CSA} = \Delta_{FA} \geq 2 \Delta_G$
- ◆ Sum of k operands of size n bits each can be as large as $k(2^n - 1)$
- ◆ Final addition result may reach a length of $n + \lceil \log_2 k \rceil$ bits

ECE666/Koren Part.5c.16

Copyright 2010 Koren

Six-operand Wallace Tree

- ◆ Better organization for **CSAs** - faster operation time



ECE666/Koren Part.5c.17

Copyright 2010 Koren

Number of Levels in Wallace Tree

- ◆ Number of operands reduced by a factor of **2/3** at each level - $k \cdot \left(\frac{2}{3}\right)^l \leq 2$ (l - number of levels)
- ◆ Consequently, $l = \text{Number of levels} \approx \frac{\log(k/2)}{\log(3/2)}$
- ◆ Only an estimate of l - number of operands at each level must be an integer
- ◆ N_i - number of operands at level i
- ◆ N_{i+1} - at most $\lfloor 3/2 N_i \rfloor$ ($\lfloor x \rfloor$ - largest integer smaller than or equal to x)
- ◆ Bottom level (**0**) has **2** - maximum at level **1** is **3** - maximum at level **2** is $\lfloor 9/2 \rfloor = 4$
- ◆ Resulting sequence: **2,3,4,6,9,13,19,28,...**
- ◆ For **5** operands - still **3** levels

ECE666/Koren Part.5c.18

Copyright 2010 Koren

Number of Levels in a CSA Tree for k operands

Number of operands	Number of levels
3	1
4	2
$5 \leq k \leq 6$	3
$7 \leq k \leq 9$	4
$10 \leq k \leq 13$	5
$14 \leq k \leq 19$	6
$20 \leq k \leq 28$	7
$29 \leq k \leq 42$	8
$43 \leq k \leq 63$	9

◆ **Example:** $k=12$ - 5 levels - delay of $5T_{CSA}$ instead of $10T_{CSA}$ in a linear cascade of 10 CSAs


Most Economical Implementation (Fewer CSAs)

- ◆ Achieved when number of operands is element of $3, 4, 6, 9, 13, 19, 28, \dots$
- ◆ If given number of operands, k , not in sequence - use only enough CSAs to reduce k to closest (smaller than k) element
- ◆ **Example:** $k=27$, use 8 CSAs (24 inputs) rather than 9, in top level - number of operands in next level is $8 \times 2 + 3 = 19$
- ◆ Remaining part of tree will follow the series

Number of operands	Number of levels
3	1
4	2
$5 \leq k \leq 6$	3
$7 \leq k \leq 9$	4
$10 \leq k \leq 13$	5
$14 \leq k \leq 19$	6
$20 \leq k \leq 28$	7
$29 \leq k \leq 42$	8
$43 \leq k \leq 63$	9

(7,3) and Other Counters

- ◆ (7,3) counter: 3 outputs - represent number of 1's in 7 inputs
- ◆ Another example: (15,4) counter
- ◆ In general: (k,m) counter -
 - ◆ k and m satisfy $2^m - 1 \geq k$ or
 - ◆ $m \geq \lceil \log_2(k+1) \rceil$
- ◆ (7,3) counter using (3,2) counters:
- ◆ Requires 4 (3,2)'s in 3 levels - no speed-up



ECE666/Koren Part.5c.21

Copyright 2010 Koren

(7,3) Counters

- ◆ (7,3) can be implemented as a multilevel circuit - may have smaller delay
- ◆ Number of interconnections affects silicon area - (7,3) preferable to (3,2)
 - * (7,3) has 10 connections and removes 4 bits
 - * (3,2) has 5 connections and removes only 1 bit
- ◆ Another implementation of (7,3) - ROM of size $2^7 \times 3 = 128 \times 3$ bits
- ◆ Access time of ROM unlikely to be small enough
- ◆ Speed-up may be achieved for ROM implementation of (k,m) counter with higher values of k

ECE666/Koren Part.5c.22

Copyright 2010 Koren

Avoiding Second Level of Counters


- ◆ Several (7,3) counters (in parallel) are used to add 7 operands - 3 results obtained
- ◆ Second level of (3,2) counters needed to reduce the 3 to 2 results (sum and carry) added by a CPA
- ◆ Similarly - when (15,4) or more complex counters are used - more than two results generated
- ◆ In some cases - additional level of counters can be combined with first level - more convenient implementation
- ◆ When combining a (7,3) counter with a (3,2) counter - combined counter called a (7;2) compressor

ECE666/Koren Part.5c.23

Copyright 2010 Koren

(k;m) Compressor

- ◆ Variant of a counter with k primary inputs, all of weight 2^i , and m primary outputs of weights $2^i, 2^{i+1}, \dots, 2^{i+m-1}$
- ◆ Compressor has several incoming carries of weight 2^i from previous compressors, and several outgoing carries of weights 2^{i+1} and up
- ◆ Trivial example of a (6;2) compressor:
- ◆ All outgoing carries have weight 2^{i+1}
- ◆ Number of outgoing carries = number of incoming carries = $k-3$ (in general)




ECE666/Koren Part.5c.24

Copyright 2010 Koren

Implementation of a (7:2) Compressor

- * Bottom right (3,2) - additional (3,2), while remaining four - ordinary (7,3) counter



- * 7 primary inputs of weight 2^i and 2 carry inputs from columns $i-1$ and $i-2$
- * 2 primary outputs, S^{2^i} and $S^{2^{i+1}}$, and 2 outgoing carries $C^{2^{i+1}}$, $C^{2^{i+2}}$, to columns $i+1$ and $i+2$
- * Input carries do not participate in generation of output carries - avoids slow carry-propagation
- * Not a (9,4) counter - 2 outputs with same weight
- * Above implementation does not offer any speedup
- * Multilevel implementation may yield smaller delay as long as outgoing carries remain independent of incoming carries

ECE666/Koren Part. 5c. 25

Copyright 2010 Koren

Multiple-column counters

- ◆ **Generalized parallel counter:** add l input columns and produce m -bit output - $(k_{l-1}, k_{l-2}, \dots, k_0, m)$
- ◆ k_i - number of input bits in i -th column with weight 2^i
- ◆ (k, m) counter - a special case
- ◆ Number of outputs m must satisfy

$$2^m - 1 \geq \sum_{i=0}^{l-1} k_i 2^i$$



- ◆ If all l columns have same height k - $(k_0 = k_1 = \dots = k_{l-1} = k)$ - $2^m - 1 \geq k(2^l - 1)$

ECE666/Koren Part. 5c. 26

Copyright 2010 Koren

Example - (5,5,4) Counter

- ◆ $k=5, l=2, m=4$
- ◆ $2^m - 1 = k(2^l - 1)$ - all 16 combinations of output bits are useful
- ◆ (5,5,4) counters can be used to reduce 5 operands (of any length) to 2 results that can then be added with one CPA
- ◆ Length of operands determines number of (5,5,4) counters in parallel
- ◆ Reasonable implementation - using ROMs
- ◆ For (5,5,4) - $2^{5+5} \times 4 (=1024 \times 4)$ ROM



Number of Results of General Counters

- ◆ String of (k, k, \dots, k, m) counters may generate more than 2 intermediate results
 - * requiring additional reduction before CPA
- ◆ Number of intermediate results:
- ◆ A set of (k, k, \dots, k, m) counters, with l columns each, produces m -bit outputs at intervals of l bits
- ◆ Any column has at most $\lceil m/l \rceil$ output bits
- ◆ k operands can be reduced to $s = \lceil m/l \rceil$ operands
 - * If $s=2$ - a single CPA can generate final sum
 - * Otherwise, reduction from s to 2 needed

Example


- ◆ Number of bits per column in a 2-column counter (k,k,m) is increased beyond 5 - $m \geq 5$ and $s = \lceil m/2 \rceil > 2$
- ◆ For $k=7$, $2^m - 1 \geq 7 \times 3 = 21 \Rightarrow m=5$
- ◆ $(7,7,5)$ counters generate $s=3$ operands - another set of $(3,2)$ counters is needed to reduce number of operands to 2

ECE666/Koren Part. 5c. 29

Copyright 2010 Koren

Reducing Hardware Complexity of CSA Tree

- ◆ Design a smaller carry-save tree - use it iteratively
- ◆ n operands divided into $\lceil n/j \rceil$ groups of j operands - design a tree for $j+2$ operands and a CPA



- ◆ Feedback paths - must complete first pass through CSA tree before second set of j operands is applied
- ◆ Execution slowed down - pipelining not possible

ECE666/Koren Part. 5c. 30

Copyright 2010 Koren

Partial Tree

- ◆ Reduced hardware complexity of **CSA** tree - partial tree
- ◆ Two feedback connections prevent pipelining
- ◆ **Modification** - intermediate results of **CSA** tree connected to bottom level of tree
- ◆ Smaller tree with j inputs, 2 separate **CSAs**, and a set of latches at the bottom
- ◆ **CSAs** and latches form a pipeline stage
- ◆ Top **CSA** tree for j operands can be pipelined too - overall time reduced

